Author of the publication

Functional self-test of high-performance pipe-lined signal processing architectures.

, , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 39 (8): 909-918 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast RTL Fault Simulation Using Decision Diagrams and Bitwise Set Operations., , , and . DFT, page 164-170. IEEE Computer Society, (2011)Automated test bench generation for high-level synthesis flow ABELITE., , , , and . EWDTS, page 13-16. IEEE Computer Society, (2011)Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations., and . J. Electronic Testing, 16 (3): 213-226 (2000)Structurally synthesized multiple input BDDs for simulation of digital circuits., , , and . ICECS, page 451-454. IEEE, (2009)Reseeding using compaction of pre-generated LFSR sub-sequences., , , and . ICECS, page 1290-1295. IEEE, (2008)Distributed Approach for Genetic Test Generation in the Field of Digital Electronics., , and . IDC, volume 162 of Studies in Computational Intelligence, page 127-136. Springer, (2008)Immortalizing many-core systems early experiences of the horizon 2020 action IMMORTAL.. HPCS, page 561-562. IEEE, (2015)Interactive presentation abstract: Automated correction of design errors by edge redirection on high-level decision diagrams., , , and . HLDVT, page 83. IEEE Computer Society, (2011)Combining dynamic slicing and mutation operators for ESL correction., , , , , , , and . European Test Symposium, page 1-6. IEEE Computer Society, (2012)DOT: new deterministic defect-oriented ATPG tool., , , , and . European Test Symposium, page 96-101. IEEE Computer Society, (2005)