Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Power Multicore Processor Design With Reconfigurable Same-Instruction Multiple Process., , , , and . IEEE Trans. on Circuits and Systems, 61-II (6): 423-427 (2014)A 256kb 6T self-tuning SRAM with extended 0.38V-1.2V operating range using multiple read/write assists and VMIN tracking canary sensors., , , , , and . CICC, page 1-4. IEEE, (2017)A 2.5 ppm/°C 1.05-MHz Relaxation Oscillator With Dynamic Frequency-Error Compensation and Fast Start-Up Time., , , , , and . J. Solid-State Circuits, 54 (7): 1952-1959 (2019)A 1.02 μW Battery-Less, Continuous Sensing and Post-Processing SiP for Wearable Applications., , , , , , , , , and 3 other author(s). IEEE Trans. Biomed. Circuits and Systems, 13 (2): 271-281 (2019)Novel operation scheme and technological optimization for 1T bulk capacitor-less DRAM., , , , , , , , and . ASICON, page 1-3. IEEE, (2013)A 55nm Ultra Low Leakage Deeply Depleted Channel technology optimized for energy minimization in subthreshold SRAM and logic., , , , , , , , and . ESSCIRC, page 45-48. IEEE, (2016)Design Optimization of Register File Throughput and Energy Using a Virtual Prototyping (ViPro) Tool., and . ISVLSI, page 535-540. IEEE Computer Society, (2016)Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference., , , , , , , , and . DAC, page 81. ACM, (2019)Low-power high-yield SRAM design with VSS adaptive boosting and BL capacitance variation sensing., , , , , and . ASICON, page 1-4. IEEE, (2013)A 2.5 ppm/°C 1.05 MHz Relaxation Oscillator with Dynamic Frequency-Error Compensation and 8 µs Start-up Time., , , , , , , and . ESSCIRC, page 150-153. IEEE, (2018)