Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler.

D. Judd, K. Yelick, C. Kozyrakis, D. Martin, and D. Patterson. Intelligent Memory Systems, volume 2107 of Lecture Notes in Computer Science, page 122-134. Springer, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

A. Laukemann

Hon. -Prof. Dr. Katherine Kuchenbecker University of Stuttgart

A. Laukemann

A. Laukemann

A. Vo{\ss}

Other publications of authors with the same name

Identifying Performance Bottlenecks on Modern Microarchitectures Using an Adaptable Probe.G. Griem, L. Oliker, J. Shalf, and K. Yelick. IPDPS, IEEE Computer Society, (2004)Performance Modeling and Composition: A Case Study in Cell Simulation.S. Steinberg, J. Yang, and K. Yelick. IPPS, page 68-74. IEEE Computer Society, (1996)Communication-Avoiding Parallel Sparse-Dense Matrix-Matrix Multiplication.P. Koanantakool, A. Azad, A. Buluç, D. Morozov, S. Oh, L. Oliker, and K. Yelick. IPDPS, page 842-853. IEEE Computer Society, (2016)A view of the parallel computing landscape.K. Asanovic, R. Bodík, J. Demmel, T. Keaveny, K. Keutzer, J. Kubiatowicz, N. Morgan, D. Patterson, K. Sen, J. Wawrzynek and 2 other author(s). Commun. ACM, 52 (10): 56-67 (2009)Performance Portable Optimizations for Loops Containing Communication Operations.C. Iancu, W. Chen, and K. Yelick. PACT, page 411. IEEE Computer Society, (2007)Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler.D. Judd, K. Yelick, C. Kozyrakis, D. Martin, and D. Patterson. Intelligent Memory Systems, volume 2107 of Lecture Notes in Computer Science, page 122-134. Springer, (2000)Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture.J. Gebis, L. Oliker, J. Shalf, S. Williams, and K. Yelick. ARCS, volume 5455 of Lecture Notes in Computer Science, page 146-158. Springer, (2009)Advanced Cyberinfrastructure for Science, Engineering, and Public Policy.V. Honavar, K. Yelick, K. Nahrstedt, H. Rushmeier, J. Rexford, M. Hill, E. Bradley, and E. Mynatt. CoRR, (2017)Hybrid PGAS runtime support for multicore nodes.F. Blagojevic, P. Hargrove, C. Iancu, and K. Yelick. PGAS, page 3. ACM, (2010)Programming Models for Irregular Applications.K. Yelick. SIGPLAN Workshop, page 28-31. ACM, (1992)