PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chandrakasan, Anantha P."

Author of the publication

copydeleteadd this publication to your clipboard
A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems.

, , and . ISSCC, page 192-193. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P. Hommel

P. Abegglen

P. Krasteva

P. E. Bl\"ochl

Philipp P. Hallmen

 

Other publications of authors with the same name

Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding., , and . IEEE Trans. VLSI Syst., 22 (7): 1515-1525 (2014)Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes., , , , , , , and . IEEE Trans. Computers, 54 (6): 727-740 (2005)Correction to "Reconfigurable Processor for Energy-Efficient Computational Photography"., , , , and . J. Solid-State Circuits, 49 (11): 2740 (2014)Platform Architecture for Solar, Thermal, and Vibration Energy Combining With MPPT and Single Inductor., and . J. Solid-State Circuits, 47 (9): 2199-2215 (2012)A Fully-Integrated Switched-Capacitor Step-Down DC-DC Converter With Digital Capacitance Modulation in 45 nm CMOS., , and . J. Solid-State Circuits, 45 (12): 2557-2565 (2010)A Highly Parallel and Scalable CABAC Decoder for Next Generation Video Coding., and . J. Solid-State Circuits, 47 (1): 8-22 (2012)A Low-Voltage Energy-Sampling IR-UWB Digital Baseband Employing Quadratic Correlation., , , and . J. Solid-State Circuits, 45 (6): 1209-1219 (2010)A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration., , and . J. Solid-State Circuits, 49 (12): 2846-2856 (2014)SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering., , , , , , , , and . ISCA, page 25-36. IEEE Computer Society, (2014)Memory cost vs. coding efficiency trade-offs for HEVC motion estimation engine., , , and . ICIP, page 1533-1536. IEEE, (2012)