Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Dynamic Service Provisioning Using GRIA SLAs.

M. Boniface, S. Phillips, A. Sánchez-Macián, and M. Surridge. ICSOC Workshops, volume 4907 of Lecture Notes in Computer Science, page 56-67. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Carlos Sánchez Delgado University of Stuttgart

Dr. -Ing. Daniela Sanchez University of Stuttgart

Sergio Gutierrez Sanchez University of Stuttgart

Prof. Dr. Alfonso Sousa-Poza University of Stuttgart

Dr. rer. nat. Gabriela Garces Sanchez University of Stuttgart

Other publications of authors with the same name

Seu and Sefi error detection and correction on a ddr3 memory system.A. Cóbreces, A. Regadío, J. Tabero, P. Reviriego, A. Sánchez-Macián, and J. Maestro. Microelectronics Reliability, (2018)A Method to Extend Orthogonal Latin Square Codes.P. Reviriego, S. Pontarelli, A. Sánchez-Macián, and J. Maestro. IEEE Trans. VLSI Syst., 22 (7): 1635-1639 (2014)An experimental power profile of Energy Efficient Ethernet switches.V. Sivaraman, P. Reviriego, Z. Zhao, A. Sánchez-Macián, A. Vishwanath, J. Maestro, and C. Russell. Computer Communications, (2014)Single Event Transient Tolerant Bloom Filter Implementations.A. Sánchez-Macián, P. Reviriego, J. Maestro, and S. Liu. IEEE Trans. Computers, 66 (10): 1831-1836 (2017)Modular fault tolerant processor architecture on a SoC for space.J. Tabero, A. Regadío, C. Pérez, J. Pazos, P. Reviriego, A. Sánchez-Macián, and J. Maestro. Microelectronics Reliability, (2018)Combined SEU and SEFI Protection for Memories Using Orthogonal Latin Square Codes.A. Sánchez-Macián, P. Reviriego, and J. Maestro. IEEE Trans. on Circuits and Systems, 63-I (11): 1933-1943 (2016)Optimizing the Implementation of SEC-DAEC Codes in FPGAs.A. Sánchez-Macián, P. Reviriego, and J. Maestro. IEEE Trans. VLSI Syst., 24 (12): 3538-3542 (2016)Extending SWRL to Enhance Mathematical Support.A. Sánchez-Macián, E. Pastor, J. de Vergara, and D. López. RR, volume 4524 of Lecture Notes in Computer Science, page 358-360. Springer, (2007)Low Power embedded DRAM caches using BCH code partitioning.P. Reviriego, A. Sánchez-Macián, and J. Maestro. IOLTS, page 79-83. IEEE Computer Society, (2012)A system for monitoring, assessing and certifying Quality of Service in telematic services.A. Sánchez-Macián, J. de Vergara, E. Pastor, and L. Bellido. Knowl.-Based Syst., 21 (2): 101-109 (2008)