PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hashimoto, Masanori"

Author of the publication

copydeleteadd this publication to your clipboard
On-chip thermal gradient analysis and temperature flattening for SoC design.

, , , , and . ASP-DAC, page 1074-1077. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hashimoto, Masanori
add a person with the name Hashimoto, Masanori
 

Other publications of authors with the same name

A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process., , and . ASP-DAC, page 545-546. IEEE Computer Society, (2004)Transistor Sizing of LCD Driver Circuit for Technology Migration., , , , and . IEICE Transactions, 90-A (12): 2712-2717 (2007)On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature., , , and . IEICE Transactions, 89-A (12): 3491-3499 (2006)Successive Pad Assignment for Minimizing Supply Voltage Drop., , and . IEICE Transactions, 88-A (12): 3429-3436 (2005)Mixed-grained reconfigurable architecture supporting flexible reliability and C-based design., , , , , , , , and . ReConFig, page 1-6. IEEE, (2013)An oscillator-based true random number generator with process and temperature tolerance., , and . ASP-DAC, page 4-5. IEEE, (2015)Area efficient device-parameter estimation using sensitivity-configurable ring oscillator., , , and . ASP-DAC, page 731-736. IEEE, (2015)Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits., , , and . CICC, page 215-218. IEEE, (2009)Measurement and analysis of delay variation due to inductive coupling., , and . CICC, page 305-308. IEEE, (2005)Design guideline for resistive termination of on-chip high-speed interconnects., , and . CICC, page 613-616. IEEE, (2005)