Author of the publication

Design guideline for resistive termination of on-chip high-speed interconnects.

, , and . CICC, page 613-616. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Hashimoto, Masanori
add a person with the name Hashimoto, Masanori
 

Other publications of authors with the same name

An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion., , , and . IEEE Trans. on Circuits and Systems, 58-II (5): 299-303 (2011)Mixed-grained reconfigurable architecture supporting flexible reliability and C-based design., , , , , , , , and . ReConFig, page 1-6. IEEE, (2013)On-Chip Thermal Gradient Analysis Considering Interdependence between Leakage Power and Temperature., , , and . IEICE Transactions, 89-A (12): 3491-3499 (2006)Successive Pad Assignment for Minimizing Supply Voltage Drop., , and . IEICE Transactions, 88-A (12): 3429-3436 (2005)Transistor Sizing of LCD Driver Circuit for Technology Migration., , , , and . IEICE Transactions, 90-A (12): 2712-2717 (2007)Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (4): 541-553 (2009)Measurement and analysis of delay variation due to inductive coupling., , and . CICC, page 305-308. IEEE, (2005)Design guideline for resistive termination of on-chip high-speed interconnects., , and . CICC, page 613-616. IEEE, (2005)Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits., , , and . CICC, page 215-218. IEEE, (2009)Automatic Generation of Standard Cell Library in VDSM Technologies., , and . ISQED, page 36-41. IEEE Computer Society, (2004)