Author of the publication

OAP: an obstruction-aware cache management policy for STT-RAM last-level caches.

, , and . DATE, page 847-852. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design Space Exploration for 3-D Cache., , , , and . IEEE Trans. VLSI Syst., 16 (4): 444-455 (2008)Exploration of Electrical and Novel Optical Chip-to-Chip Interconnects., , , , , , and . IEEE Design & Test, 31 (5): 28-35 (2014)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs., , , , , and . Integration, 46 (1): 1-9 (2013)Reliability Concerns in Embedded System Designs., and . IEEE Computer, 39 (1): 118-120 (2006)Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design., and . VLSI Signal Processing, 45 (3): 177-189 (2006)ProactiveDRAM: A DRAM-initiated retention management scheme., , and . ICCD, page 22-27. IEEE Computer Society, (2014)Self-powered wearable sensor node: Challenges and opportunities., , , , , and . CASES, page 189. IEEE, (2015)MAGE: adaptive granularity and ECC for resilient and power efficient memory systems., , , , , , , and . SC, page 33. IEEE/ACM, (2012)Architecting Microprocessor Components in 3D Design Space., , , , , and . VLSI Design, page 103-108. IEEE Computer Society, (2007)NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories., and . ISVLSI, page 392-397. IEEE Computer Society, (2012)