Author of the publication

An Efficient Design of Single Event Transients Tolerance for Logic Circuits.

, and . DELTA, page 125-128. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-voltage CMOS low-dropout regulator with novel capacitor-multiplier frequency compensation., , , and . ISCAS, page 2685-2688. IEEE, (2008)New Latch-Up Model for Deep Sub-micron Integrated Circuits., , , , and . DASC, page 31-36. IEEE Computer Society, (2011)A 8.0Gb/s source-series-terminated transmitter driver with 3 tap FFE for multi-standard applications in 65 nm CMOS., , , and . CoDIT, page 331-334. IEEE, (2016)Analysis of the New Latchup Model for Deep Sub-micron Integrated Circuits., , , , and . DASC, page 56-62. IEEE Computer Society, (2011)FITVS: A FPGA-Based Emulation Tool For High-Efficiency Hardness Evaluation., , and . ISPA, page 525-531. IEEE Computer Society, (2008)An SEU-Tolerant Programmable Frequency Divider., , , and . ISQED, page 899-904. IEEE Computer Society, (2007)An Efficient Design of Single Event Transients Tolerance for Logic Circuits., and . DELTA, page 125-128. IEEE Computer Society, (2008)3D Simulation of Charge Collection and MNU in Highly-Scaled SRAM Design., , and . NCM, page 242-246. IEEE Computer Society, (2009)Capacitor-Multiplier Frequency Compensation for Low-Power Multistage Amplifiers., , , and . ICECS, page 502-505. IEEE, (2007)Impact of Synthesis Constraints on Error Propagation Probability of Digital Circuits., , , and . DFT, page 103-111. IEEE Computer Society, (2011)