PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wang, Zhiying"

Author of the publication

copydeleteadd this publication to your clipboard
Escaping from Blocking: A Dynamic Virtual Channel for Pipelined Routers.

, , , and . CISIS, page 795-800. (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhe Wang University of Stuttgart

Dr. Dongren Wang University of Stuttgart

Dr. rer. nat. Lei Wang University of Stuttgart

Yue Wang University of Stuttgart

Xiwei Wang University of Stuttgart

 

Other publications of authors with the same name

Using an Automated Approach to Explore and Design a High-Efficiency Processor Element for the Multimedia Domain., , , and . CISIS, page 613-618. (2008)Dynamic Streamization Model Execution for SIMD Engines on Multicore Architectures., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (11): 1814-1818 (2013)An approach to minimizing the interpretation overhead in Dynamic Binary Translation., , and . The Journal of Supercomputing, 61 (3): 804-825 (2012)Research and Implementation of a 32-Bit Asynchronous Multiplier., , , , and . Journal of Computer Research and Development, 43 (12): 2152-2157 (2006)Research on intra modes for inter-frame coding in H.264., , , and . CSCWD (2), page 740-744. IEEE Computer Society, (2005)1-84600-002-5.A specialized low-cost vectorized loop buffer for embedded processors., , , , , and . DATE, page 1200-1203. IEEE, (2011)Characterizing Fine-Grain Parallelism on Modern Multicore Platform., , , , , and . ICPADS, page 941-946. IEEE Computer Society, (2011)A Light-weight Code Cache Design for Dynamic Binary Translation., , , , and . ICPADS, page 120-125. IEEE Computer Society, (2009)A New CORDIC Algorithm and Software Implementation Based on Synchronized Data Triggering Architecture., , , , and . MUE, page 83-86. IEEE Computer Society, (2008)Dynamic Optimization on Multi-core Platform., , and . TrustCom, page 1901-1906. IEEE Computer Society, (2012)