PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Majer, Mateusz"

Author of the publication

copydeleteadd this publication to your clipboard
A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices

, , , , , , and . CoRR, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Majer, Mateusz
add a person with the name Majer, Mateusz
 

Other publications of authors with the same name

Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device., , , , , and . IEEE Trans. VLSI Syst., 16 (9): 1210-1219 (2008)The Erlangen Slot Machine - A Platform for Interdisciplinary Research in Dynamically Reconfigurable Computing (ESM - Eine Hardware-Plattform für interdisziplinäre Forschung im Bereich des dynamischen rekonfigurierbaren Rechnens)., , , , , and . it - Information Technology, 49 (3): 143- (2007)Defragmenting the Module Layout of a Partially Reconfigurable Device., , , , , , and . ERSA, page 92-104. CSREA Press, (2005)A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices, , , , , , and . CoRR, (2005)Co-design Architecture and Implementation for Point-Based Rendering on FPGAs., , , , and . IEEE International Workshop on Rapid System Prototyping, page 142-148. IEEE Computer Society, (2008)Bridging the Gap between Relocatability and Available Technology: The Erlangen Slot Machine., , and . Dynamically Reconfigurable Architectures, volume 06141 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), Schloss Dagstuhl, Germany, (2006)Adaptive architectures for an OTN processor: reducing design costs through reconfigurability and multiprocessing., , , , , , , and . Conf. Computing Frontiers, page 404-418. ACM, (2004)Fine grain reconfigurable architectures., , , , , , , , , and 5 other author(s). FPL, page 348. IEEE, (2008)Reconfigurable HW/SW Architecture of a Real-Time Driver Assistance System., , , , , and . ARC, volume 4943 of Lecture Notes in Computer Science, page 148-158. Springer, (2008)The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer.. University of Erlangen-Nuremberg, (2011)