Author of the publication

Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.

, , , , , and . ISCAS, page 597-600. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multi-electrode system for pacemaker applications., , , , and . ICECS, page 125-128. IEEE, (2011)Default connection in multi-electrode leads for cardiac pacemakers., , , , , , and . NEWCAS, page 157-160. IEEE, (2012)Optimal Asynchronous Agreement and Leader Election Algorithm for Complete Networks with Byzantine Faulty Links., , and . Distributed Computing, 9 (3): 147-156 (1995)Systems-on-chip for telecommunications., and . Annales des Télécommunications, 59 (7-8): 755-758 (2004)CMOS SRAM scaling limits under optimum stability constraints., , , and . ISCAS, page 1460-1463. IEEE, (2013)A 1.0ns 64-bits GaAs Adder using Quad tree algorithm., and . Great Lakes Symposium on VLSI, page 24-28. IEEE Computer Society, (1996)Modeling subthreshold SOI logic for static timing analysis., , , and . IEEE Trans. VLSI Syst., 12 (6): 662-669 (2004)Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications., , , , , and . ISCAS, page 597-600. IEEE, (2015)SRAM Voltage and Current Sense Amplifiers in sub-32nm Double-gate CMOS Insensitive to Process Variations and Transistor Mismatch., , , , and . ISCAS, page 3170-3173. IEEE, (2009)Energy efficiency optimization for digital applications in 28nm UTBB FDSOI technology., , , , and . MIXDES, page 23. IEEE, (2015)