Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.

N. Gupta, A. Makosiej, O. Thomas, A. Amara, A. Vladimirescu, and C. Anghel. ISCAS, page 597-600. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shriya Gupta University of Stuttgart

Ratnesh Kumar Gupta University of Stuttgart

Other publications of authors with the same name

16Kb hybrid TFET/CMOS reconfigurable CAM/SRAM array based on 9T-TFET bitcell.N. Gupta, A. Makosiej, A. Vladimirescu, A. Amara, and C. Anghel. ESSDERC, page 356-359. IEEE, (2016)A 6-Bit, 29.56 fJ/Conv-Step, Voltage Scalable Flash-SAR Hybrid ADC in 28 nm CMOS.B. Kumar, H. Shrimali, and N. Gupta. ISCAS, page 1-5. IEEE, (2019)Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.N. Gupta, A. Makosiej, O. Thomas, A. Amara, A. Vladimirescu, and C. Anghel. ISCAS, page 597-600. IEEE, (2015)Energy efficiency optimization for digital applications in 28nm UTBB FDSOI technology.A. Amara, N. Gupta, K. Shaik, C. Anghel, and K. Itoh. MIXDES, page 23. IEEE, (2015)Bandwidth and Gain Enhancement Technique for Gammadion Cross Dielectric Resonator Antenna.J. Kumar, and N. Gupta. Wireless Personal Communications, 85 (4): 2309-2317 (2015)PODIA: Power Optimization through Differential Imbalanced Amplifier.P. Dubey, A. Kashyap, N. Gupta, and K. Saha. VLSI Design, page 125-129. IEEE Computer Society, (2013)Performance Analysis of Dielectric Resonator Antennas.J. Kumar, and N. Gupta. Wireless Personal Communications, 75 (2): 1029-1049 (2014)Ultra-Low-Power compact TFET Flip-Flop design for high-performance low-voltage applications.N. Gupta, A. Makosiej, A. Vladimirescu, A. Amara, and C. Anghel. ISQED, page 107-112. IEEE, (2016)3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications.N. Gupta, A. Makosiej, A. Vladimirescu, A. Amara, and C. Anghel. DATE, page 361-366. IEEE, (2016)TFET NDR skewed inverter based sensing method.N. Gupta, A. Makosiej, A. Vladimirescu, A. Amara, S. Cotofana, and C. Anghel. NANOARCH, page 13-14. ACM, (2016)

PUMA

Disambiguation of "Gupta, Navneet"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.

Please choose a person to relate this publication to

Shriya Gupta University of Stuttgart

Ratnesh Kumar Gupta University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Gupta, Navneet"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.

Please choose a person to relate this publication to

Shriya Gupta University of Stuttgart

Ratnesh Kumar Gupta University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Ultra-low leakage sub-32nm TFET/CMOS hybrid 32kb pseudo DualPort scratchpad with GHz speed for embedded applications.