PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Goeders, Jeffrey"

Author of the publication

copydeleteadd this publication to your clipboard
On-chip FPGA Debug Instrumentation for Machine Learning Applications.

, , , , and . FPGA, page 110-115. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Goeders, Jeffrey
add a person with the name Goeders, Jeffrey
 

Other publications of authors with the same name

Unified On-Chip Software and Hardware Debug for HLS-Accelerated Programs., and . FPT, page 354-357. IEEE, (2018)Fast Turnaround HLS Debugging Using Dependency Analysis and Debug Overlays., , , and . TRETS, 13 (1): 4:1-4:26 (2020)Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices.. FCCM, page 136-143. IEEE Computer Society, (2017)Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs., and . FPT, page 40-47. IEEE, (2015)Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (1): 83-96 (2017)Quantifying observability for in-system debug of high-level synthesis circuits., and . FPL, page 1-11. IEEE, (2016)Architecture Exploration for HLS-Oriented FPGA Debug Overlays., , and . FPGA, page 209-218. ACM, (2018)An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug., , and . FPL, page 403-410. IEEE Computer Society, (2018)On-chip FPGA Debug Instrumentation for Machine Learning Applications., , , , and . FPGA, page 110-115. ACM, (2019)The VTR project: architecture and CAD for FPGAs from verilog to routing., , , , , , , , and . FPGA, page 77-86. ACM, (2012)