Author of the publication

Board-level multiterminal net assignment for the partial cross-bar architecture.

, , , , , and . IEEE Trans. VLSI Syst., 11 (3): 511-514 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A technique for minimizing power during FPGA placement., , , , , and . FPL, page 233-238. IEEE, (2008)Efficient FPGA Resynthesis Using Precomputed LUT Structures., , , , and . FPL, page 532-537. IEEE Computer Society, (2010)Circuit Placement., and . Encyclopedia of Algorithms, (2016)Multi-Commodity Flow-Based Spreading in a Commercial Analytic Placer., , , and . FPGA, page 122-131. ACM, (2019)Board-level multiterminal net assignment., , , , , and . ACM Great Lakes Symposium on VLSI, page 130-135. ACM, (2002)Routing-Aware Incremental Timing-Driven Placement., , , , , , , and . ISVLSI, page 290-295. IEEE Computer Society, (2016)A machine learning framework to identify detailed routing short violations from a placed netlist., , , , , , and . DAC, page 48:1-48:6. ACM, (2018)A semidefinite optimization approach for the single-row layout problem with unequal dimensions., , and . Discrete Optimization, 2 (2): 113-122 (2005)The impact of industry-organized contests on EDA education., , , , , , , and . MSE, page 21-24. IEEE Computer Society, (2015)Force-Directed and Other Continuous Placement Methods., and . Handbook of Algorithms for Physical Design Automation, Auerbach Publications, (2008)