Author of the publication

Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration.

, , , and . ISQED, page 557-563. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Flexible Datapath Interconnect for Embedded Applications., , and . ISVLSI, page 15-20. IEEE Computer Society, (2007)Overdrive Power-Gating Techniques for Total Power Minimization., , and . ISVLSI, page 125-132. IEEE Computer Society, (2007)High-speed and low-power multipliers using the Baugh-Wooley algorithm and HPM reduction tree., and . ICECS, page 33-36. IEEE, (2008)Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays., , , and . ISQED, page 185-191. IEEE Computer Society, (2007)Improving data access efficiency by using a tagless access buffer (TAB)., , , , , , and . CGO, page 28:1-28:11. IEEE Computer Society, (2013)Toward architecture-based test-vector generation for timing verification of fast parallel multipliers., , and . IEEE Trans. VLSI Syst., 14 (4): 370-379 (2006)A High-Throughput Low-Power Soft Bit-Flipping LDPC Decoder in 28 nm FD-SOI., , and . ESSCIRC, page 102-105. IEEE, (2018)Accounting for the skin effect during repeater insertion., , and . ACM Great Lakes Symposium on VLSI, page 32-37. ACM, (2005)Full-custom vs. standard-cell design flow: an adder case study., , , and . ASP-DAC, page 507-510. ACM, (2003)A deep submicron power estimation methodology adaptable to variations between power characterization and estimation., and . ASP-DAC, page 716-719. ACM, (2003)