Author of the publication

A probabilistic analysis method for functional qualification under Mutation Analysis.

, , , , , , , and . DATE, page 147-152. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Synthesis for Width Minimization in the Single-Electron Transistor Array., , , , , , and . IEEE Trans. VLSI Syst., 23 (12): 2862-2875 (2015)Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (4): 615-628 (2015)Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (10): 1473-1483 (2013)Deco: A Decentralized, Cooperative Atomic Commit Protocol., and . Journal Comp. Netw. and Communic., (2012)Automatic interconnection rectification for SoC design verification based on the port order fault model., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 22 (1): 104-114 (2003)Synthesis and verification of cyclic combinational circuits., , , , and . SoCC, page 257-262. IEEE, (2015)A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays., , , , , and . JETC, 9 (1): 5:1-5:20 (2013)Area-Aware Decomposition for Single-Electron Transistor Arrays., , , , , and . ACM Trans. Design Autom. Electr. Syst., 21 (4): 70:1-70:20 (2016)An AVPG for SOC design verification with port order fault model., , and . ISCAS (5), page 259-262. IEEE, (2001)SoC design integration by using automatic interconnection rectification., , and . ISCAS (4), page 744-747. IEEE, (2003)