Author of the publication

bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.

H. Miyaoka, F. Terasawa, M. Kudo, H. Kano, A. Matsuda, N. Shirai, S. Kawai, T. Shibasaki, T. Danjo, Y. Ogata, Y. Sakai, H. Yamaguchi, T. Mori, Y. Koyanagi, H. Tamura, Y. Ide, K. Terashima, H. Higashi, T. Higuchi, and N. Naka. VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shirai, Noriaki

add a person with the name Shirai, Noriaki

Other publications of authors with the same name

A fully integrated triple-band CMOS power amplifier for WCDMA mobile handsets.K. Kanda, Y. Kawano, T. Sasaki, N. Shirai, T. Tamura, S. Kawai, M. Kudo, T. Murakami, H. Nakamoto, N. Hasegawa and 10 other author(s). ISSCC, page 86-88. IEEE, (2012)Accurate 3D Reconstruction from Naturally Swaying Cameras.Y. Nishioka, F. Sakaue, J. Sato, K. Ishimaru, N. Kawasaki, and N. Shirai. VISAPP (3), page 551-558. SciTePress, (2015)A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.H. Miyaoka, F. Terasawa, M. Kudo, H. Kano, A. Matsuda, N. Shirai, S. Kawai, T. Shibasaki, T. Danjo, Y. Ogata and 10 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Real-time stereo vision system at nighttime with noise reduction using simplified non-local matching cost.Y. Xu, Q. Long, S. Mita, H. Niknejad, K. Ishimaru, and N. Shirai. Intelligent Vehicles Symposium, page 998-1003. IEEE, (2016)A real-time dense stereo matching method for critical environment sensing in autonomous driving.Q. Long, Q. Xie, S. Mita, K. Ishimaru, and N. Shirai. ITSC, page 853-860. IEEE, (2014)A 1.95 GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier Using Timing Alignment Technique for WCDMA and LTE.K. Oishi, E. Yoshida, Y. Sakai, H. Takauchi, Y. Kawano, N. Shirai, H. Kano, M. Kudo, T. Murakami, T. Tamura and 4 other author(s). J. Solid-State Circuits, 49 (12): 2915-2924 (2014)A 28-Gb/s 4.5-pJ/bit transceiver with 1-tap decision feedback equalizer in 28-nm CMOS.H. Miyaoka, F. Terasawa, M. Kudo, H. Kano, A. Matsuda, N. Shirai, S. Kawai, T. Arai, Y. Ide, K. Terashima and 3 other author(s). A-SSCC, page 1-4. IEEE, (2015)

PUMA

Disambiguation of "Shirai, Noriaki"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Shirai, Noriaki"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.