Author of the publication

CHIPS: Custom Hardware Instruction Processor Synthesis.

, , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (3): 528-541 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A new auction-based scheduler for heterogeneous systems with moldable generic resources support., and . Concurrency and Computation: Practice and Experience, 28 (8): 2341-2352 (2016)Network Flow Models for Electronic Barter Exchanges.. J. Org. Computing and E. Commerce, 14 (3): 175-194 (2004)Worst Case Complexity of Parallel Triangular Mesh Refinement by Longest Edge Bisection.. PPSC, SIAM, (1997)Integer programming based heterogeneous CPU-GPU cluster schedulers for SLURM resource manager., and . J. Comput. Syst. Sci., 81 (1): 38-56 (2015)Algorithm 1002: Graph Coloring Based Parallel Push-relabel Algorithm for the Maximum Flow Problem., and . ACM Trans. Math. Softw., 45 (4): 46:1-46:28 (2019)MIMTool: A Tool for Drawing Molecular Interaction Maps., , , , and . CoRR, (2014)Generating Multibillion Element Unstructured Meshes on Distributed Memory Parallel Machines., and . Scientific Programming, (2015)Computational Issues in E-commerce Trading Exchanges.. IWCC, volume 2326 of Lecture Notes in Computer Science, page 69-76. Springer, (2001)Multi-unit differential auction-barter model for electronic marketplaces., and . Electronic Commerce Research and Applications, 10 (2): 132-143 (2011)Parallel Triangular Mesh Refinement by Longest Edge Bisection., and . SIAM J. Scientific Computing, (2015)