Author of the publication

Detecting and Resolving Security Violations in Reconfigurable Scan Networks

, , , , , , and . 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS), page 91-96. Piscataway, IEEE, (2018)
DOI: 10.1109/IOLTS.2018.8474188

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault diagnosis aware ATE assisted test response compaction., , , and . ASP-DAC, page 812-817. IEEE, (2011)Multithreaded SAT Solving., , and . ASP-DAC, page 926-931. IEEE Computer Society, (2007)Look-up Table FPGA Synthesis from Minimized Multi-Valued Pseudo Kronecker Expressions., , and . ISMVL, page 95-101. IEEE Computer Society, (1998)Improving diagnosis resolution of a fault detection test set., , , and . VTS, page 1-6. IEEE Computer Society, (2015)ATPG-based grading of strong fault-secureness., , , , and . IOLTS, page 269-274. IEEE Computer Society, (2009)Stop & Go BIST., and . IOLTW, page 147-151. IEEE Computer Society, (2002)Grouping heuristics for word-level decision diagrams., , and . ISCAS (1), page 411-414. IEEE, (1999)X-masking during logic BIST and its impact on defect coverage., , , , , , , and . IEEE Trans. VLSI Syst., 14 (2): 193-202 (2006)Systemic Frequency Biases in Ring Oscillator PUFs on FPGAs., , , , and . IEEE Trans. Multi-Scale Computing Systems, 2 (3): 174-185 (2016)Minimal counterexamples for linear-time probabilistic verification., , , , and . Theor. Comput. Sci., (2014)