Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Novel Graph Coloring Based Solution for Low-Power Scan Shift.

S. Gupta, B. Bhaskaran, S. Sarangi, A. Abdollahian, and J. Dworak. VTS, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Bhaskaran, Bonita

add a person with the name Bhaskaran, Bonita

Other publications of authors with the same name

Fault Modeling and Testability of CMOS Domino Circuits.W. Al-Assadi, P. Chandrasekhar, and B. Bhaskaran. CDES, page 21-27. CSREA Press, (2005)Automated energy calculation and estimation for delay-insensitive digital circuits.V. Satagopan, B. Bhaskaran, A. Singh, and S. Smith. Microelectronics Journal, 38 (10-11): 1095-1107 (2007)Test method and scheme for low-power validation in modern SOC integrated circuits.B. Bhaskaran, A. Sanghani, K. Narayanun, A. Abdollahian, and A. Laknaur. VTS, page 1-6. IEEE Computer Society, (2016)Special Session: In-System-Test (IST) Architecture for NVIDIA Drive-AGX Platforms.P. Jagannadha, M. Yilmaz, M. Sonawane, S. Chadalavada, S. Sarangi, B. Bhaskaran, S. Bajpai, V. Nerallapally, J. Pandey, and S. Jiang. VTS, page 1-8. IEEE, (2019)A Novel Graph Coloring Based Solution for Low-Power Scan Shift.S. Gupta, B. Bhaskaran, S. Sarangi, A. Abdollahian, and J. Dworak. VTS, page 1-6. IEEE, (2019)Advanced test methodology for complex SoCs.P. Jagannadha, M. Yilmaz, M. Sonawane, S. Chadalavada, S. Sarangi, B. Bhaskaran, and A. Abdollahian. ITC, page 1-10. IEEE, (2016)DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits.V. Satagopan, B. Bhaskaran, W. Al-Assadi, S. Smith, and S. Kakarla. IEEE Trans. VLSI Syst., 15 (10): 1155-1159 (2007)High-Speed Energy Estimation for Delay-Insensitive Circuits.B. Bhaskaran, V. Satagopan, and S. Smith. CDES, page 35-41. CSREA Press, (2005)Implementation of Design For Test for Asynchronous NCL Designs.B. Bhaskaran, V. Satagopan, W. Al-Assadi, and S. Smith. CDES, page 78-84. CSREA Press, (2005)A programmable method for low-power scan shift in SoC integrated circuits.R. Wang, B. Bhaskaran, K. Natarajan, A. Abdollahian, K. Narayanun, K. Chakrabarty, and A. Sanghani. VTS, page 1-6. IEEE Computer Society, (2016)

PUMA

Disambiguation of "Bhaskaran, Bonita"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Novel Graph Coloring Based Solution for Low-Power Scan Shift.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Bhaskaran, Bonita"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Novel Graph Coloring Based Solution for Low-Power Scan Shift.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Novel Graph Coloring Based Solution for Low-Power Scan Shift.