PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sekanina, Lukás"

Author of the publication

copydeleteadd this publication to your clipboard
On logic synthesis of conventionally hard to synthesize circuits using genetic programming.

, , , and . DDECS, page 346-351. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nina Lukashina University of Stuttgart

Lukas Hauser University of Stuttgart

Lukas Münch University of Stuttgart

Lukas Reiner University of Stuttgart

Lukas Schmelzeisen University of Stuttgart

 

Other publications of authors with the same name

Evolved Computing Devices and the Implementation Problem.. Minds and Machines, 17 (3): 311-329 (2007)Accelerating FPGA-based evolution of wavelet transform filters by optimized task scheduling., , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 36 (5): 427-438 (2012)Evolutionary circuit design for fast FPGA-based classification of network application protocols., , , , and . Appl. Soft Comput., (2016)Image filter evolution on the Xilinx Zynq Platform., and . AHS, page 164-171. IEEE, (2013)Design and Analysis of a New Self-Testing Adder which Utilizes Polymorphic Gates.. DDECS, page 243-246. IEEE Computer Society, (2007)Towards Robust and Accurate Traffic Prediction Using Parallel Multiobjective Genetic Algorithms and Support Vector Regression., and . ITSC, page 2231-2236. IEEE, (2015)Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware., and . TRETS, 8 (3): 20:1-20:24 (2015)Adaptive Fitness Predictors in Coevolutionary Cartesian Genetic Programming., , and . Evolutionary Computation, 27 (3): 497-523 (2019)ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining., , , , and . CoRR, (2019)Evolution of synthetic RTL benchmark circuits with predefined testability., , and . ACM Trans. Design Autom. Electr. Syst., 13 (3): 54:1-54:21 (2008)