Author of the publication

Equivalence Checking for Partial Implementations Revisited.

, , , , , and . MBMV, page 61-70. Institut für Angewandte Mikroelektronik und Datentechnik, Fakultät für Informatik und Elektrotechnik, Universität Rostock, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Functional decomposition with applications to FPGA synthesis.. Kluwer, (2001)Exploiting structure in an AIG based QBF solver., and . DATE, page 1596-1601. IEEE, (2009)Simple interpolants for linear arithmetic., , , and . DATE, page 1-6. European Design and Automation Association, (2014)SAT Modulo BDD -- A Combined Verification Approach for Incomplete Designs., , , , and . MBMV, page 107-116. Fraunhofer Verlag, (2010)Checking Equivalence for Circuits Containing Incompletely Specified Boxes., and . ICCD, page 56-63. IEEE Computer Society, (2002)Task Variants with Different Scratchpad Memory Consumption in Multi-Task Environments., and . ARCS, volume 9637 of Lecture Notes in Computer Science, page 143-156. Springer, (2016)Exact State Set Representations in the Verification of Linear Hybrid Systems with Large Discrete State Space., , , , , , , , and . ATVA, volume 4762 of Lecture Notes in Computer Science, page 425-440. Springer, (2007)Fully Symbolic TCTL Model Checking for Incomplete Timed Systems., and . ECEASST, (2013)BDD minimization using symmetries., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 18 (2): 81-100 (1999)2QBF: Challenges and Solutions., , , , and . SAT, volume 9710 of Lecture Notes in Computer Science, page 453-469. Springer, (2016)