Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimized Reduce for Mesh-Based NoC Multiprocessors

A. Kohler, and M. Radetzki. Proceedings of the International Parallel & Distributed Processing Symposium, Workshops & PhD forum (IPDPSW '12), (2012)
DOI: 10.1109/IPDPSW.2012.111

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

A. Laukemann

A. Laukemann

Bernd Köhler University of Stuttgart

apl. Prof. Dr. Jürgen Köhler University of Stuttgart

Thomas Kohler Universität Stuttgart

Other publications of authors with the same name

Robust and Precise Alignment Monitoring of Electrode Arrays for Capacitive Energy Supply and Signal Transmission*.P. Kiele, A. Kohler, C. Pasluosta, and T. Stieglitz. NER, page 686-689. IEEE, (2019)A SystemC TLM2 Model of Communication in Wormhole Switched Networks-on-ChipA. Kohler, and M. Radetzki. Proceedings of the Forum on Specification and Design Languages, (2009)Degradability Enabled Routing for Network-on-Chip SwitchesG. Schley, M. Radetzki, and A. Kohler. it - Information Technology, 52 (4): 201--208 (2010)Minimal MPI as Programming Interface for Multicore System-on-ChipsA. Kohler, J. Castillo-Sanchez, J. Gross, and M. Radetzki. Proceedings of the Forum on Specification and Design Languages (FDL '12), (2012)Modellierung und Simulation von Networks-on-Chip mit OSCI TLM2A. Kohler, and M. Radetzki. Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, (2009)Fault-Tolerant Architecture and Deﬂection Routing for Degradable NoC SwitchesA. Kohler, and M. Radetzki. Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip, (2009)Cost-Based Deflection Routing for Intelligent NoC SwitchesM. Radetzki, and A. Kohler. Lecture Notes in Electrical Engineering, (2011)Fault Tolerant Network on Chip Switching with Graceful Performance DegradationA. Kohler, G. Schley, and M. Radetzki. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29 (6): 883--896 (2010)Optimized Reduce for Mesh-Based NoC MultiprocessorsA. Kohler, and M. Radetzki. Proceedings of the International Parallel & Distributed Processing Symposium, Workshops & PhD forum (IPDPSW '12), (2012)Low-Latency Collectives for the Intel SCCA. Kohler, P. Gschwandtner, M. Radetzki, and T. Fahringer. Proceedings of the International Conference on Cluster Computing (CLUSTER '12), (2012)