PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Agarwal, Vikas"

Author of the publication

copydeleteadd this publication to your clipboard
Static energy reduction techniques for microprocessor caches.

, , , , and . IEEE Trans. VLSI Syst., 11 (3): 303-313 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nivedita Agarwal

Alexandros Vikas University of Stuttgart

 

Other publications of authors with the same name

Exploiting Rich Telecom Data for Increased Monetization of Telecom Application Stores., , , and . MDM, page 63-68. IEEE Computer Society, (2012)Static Energy Reduction Techniques for Microprocessor Caches., , , , and . ICCD, page 276-283. IEEE Computer Society, (2001)Synthy: A system for end to end composition of web services., , , , , , and . J. Web Semant., 3 (4): 311-339 (2005)Usage Metering for Service-Oriented Grid Computing., , and . IJEBR, 2 (1): 78-106 (2006)A Customizable Mediation Engine for Metrics Collection, Aggregation and Composition., and . NOMS, page 162-173. IEEE, (2006)Co-operative content adaptation framework: satisfying consumer and content creator in resource constrained browsing., , , , , , and . WWW (Companion Volume), page 221-222. International World Wide Web Conferences Steering Committee / ACM, (2013)Inferring Reporting-Related Biases in Hedge Fund Databases from Hedge Fund Equity Holdings., , and . Management Science, 59 (6): 1271-1289 (2013)From Specification to Adaptation: An Integrated QoS-driven Approach for Dynamic Adaptation of Web Service Compositions., and . ICWS, page 275-282. IEEE Computer Society, (2010)Synthesis-based design and implementation methodology of high-speed, high-performing unit: L2 cache unit design., , , and . Integration, (2015)Static energy reduction techniques for microprocessor caches., , , , and . IEEE Trans. VLSI Syst., 11 (3): 303-313 (2003)