Author of the publication

Incremental Data Converters at Low Oversampling Ratios.

, and . IEEE Trans. on Circuits and Systems, 57-I (7): 1525-1537 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Incremental Data Converters at Low Oversampling Ratios., and . IEEE Trans. on Circuits and Systems, 57-I (7): 1525-1537 (2010)A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique., , , , , , , , and . IEEE Trans. on Circuits and Systems, 65-II (7): 859-863 (2018)15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , and . ISSCC, page 278-279. IEEE, (2016)A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 51 (12): 2917-2927 (2016)A Reconfigurable ΔΣ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling., , and . IEEE Trans. on Circuits and Systems, 61-I (8): 2263-2271 (2014)Some Extensions of the Crouzeix-Palencia Result., , and . SIAM J. Matrix Analysis Applications, 39 (2): 769-780 (2018)A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW., , , , , , , and . ISSCC, page 150-152. IEEE, (2012)Advances in high-speed continuous-time delta-sigma modulators., , , , and . CICC, page 1-8. IEEE, (2014)A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW., , , , , , , and . J. Solid-State Circuits, 47 (12): 2888-2897 (2012)A reconfigurable ΔΣ modulator with up to 100 MHz bandwidth using flash reference shuffling., , and . CICC, page 1-4. IEEE, (2013)