Author of the publication

A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW.

, , , , , , , and . J. Solid-State Circuits, 47 (12): 2888-2897 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Shibata, Hajime
add a person with the name Shibata, Hajime
 

Other publications of authors with the same name

A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW., , , , , , , and . ISSCC, page 150-152. IEEE, (2012)Advances in high-speed continuous-time delta-sigma modulators., , , , and . CICC, page 1-8. IEEE, (2014)Controllable decoding for automated analog circuit structure design., , and . Soft Comput., 8 (5): 344-353 (2004)Maintenance of location-dependent views in mobile database environments., , , , and . Systems and Computers in Japan, 31 (11): 70-81 (2000)A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 51 (12): 2917-2927 (2016)A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD., , , , , , and . ISSCC, page 498-499. IEEE, (2008)Measurement System for Switching Current Distribution in Intrinsic Josephson Junctions., , , , and . IEICE Transactions, 90-C (3): 605-606 (2007)15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , and . ISSCC, page 278-279. IEEE, (2016)A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique., , , , , , , , and . IEEE Trans. on Circuits and Systems, 65-II (7): 859-863 (2018)A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers., , , and . J. Solid-State Circuits, 53 (3): 681-691 (2018)