PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Pirsch, Peter"

Author of the publication

copydeleteadd this publication to your clipboard
HiBRID-SoC: a multi-core architecture for image and video applications.

, , , , , , and . ICIP (3), page 101-104. (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Elke Peter University of Stuttgart

Univ. -Prof. Dr. Rene Peters University of Stuttgart

Bernd Peters University of Stuttgart

Alexander Peter University of Stuttgart

Whitney Frazier Peterson University of Stuttgart

 

Other publications of authors with the same name

Architectures for digital signal processing.. Wiley, (1998)The LISA design environment for the synthesis of array processors including memories for the data transfer and fault tolerance by reconfiguration and coding techniques., , , , , and . VLSI Signal Processing, 11 (1-2): 51-74 (1995)A Platform-Independent Methodology for Performance Estimation of Multimedia Signal Processing Applications., , and . VLSI Signal Processing, 41 (2): 139-151 (2005)Guest Editors' Introduction., , and . VLSI Signal Processing, 22 (1): 5-6 (1999)An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single-Chip Digital Signal Processor., , , , and . VLSI Signal Processing, 16 (1): 31-40 (1997)Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms., , and . ASAP, page 294-303. IEEE Computer Society, (1997)A hierarchical multiprocessor architecture based on heterogeneous processors for video coding applications., , and . ICASSP (2), page 413-416. IEEE Computer Society, (1994)A multi-core SoC design for advanced image and video compression., , , , , , and . ICASSP (5), page 665-668. IEEE, (2005)Design Space Exploration of Media Processors: A Parameterized Scheduler., , , and . ICSAMOS, page 41-49. IEEE, (2007)Hardware-based synchronization framework for heterogeneous RISC/Coprocessor architectures., , , , and . ICSAMOS, page 125-132. IEEE, (2009)