PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "DeBole, Michael"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware Acceleration for Neuromorphic Vision Algorithms.

, , , , , , and . Signal Processing Systems, 70 (2): 163-175 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael Böhm

Michael Funk

Hon. -Prof. Dr. -Ing. Michael Bauer University of Stuttgart

Dr. Michael Wachowsky University of Stuttgart

Dr. phil. Michael Nerurkar University of Stuttgart

 

Other publications of authors with the same name

FPGA-accelerator system for computing biologically inspired feature extraction models., , , , , , and . ACSCC, page 751-755. IEEE, (2011)Accelerating neuromorphic vision algorithms for recognition., , , , , , and . DAC, page 579-584. ACM, (2012)On-chip bus thermal analysis and optimisation., , , , , and . IET Computers & Digital Techniques, 1 (5): 590-599 (2007)New-Age: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural Components., , , , , , , , and . International Journal of Parallel Programming, 37 (4): 417-431 (2009)Low Precision Policy Distillation with Application to Low-Power, Real-time Sensation-Cognition-Action Loop with Neuromorphic Computing., , , , , , , and . CoRR, (2018)AutoFLEX: A Framework for Image Processing Applications on Multiple-FPGA Systems., , , , and . ERSA, page 59-66. CSREA Press, (2010)A framework for estimating NBTI degradation of microarchitectural components., , , , , , , , and . ASP-DAC, page 455-460. IEEE, (2009)A criticality-driven microarchitectural three dimensional (3D) floorplanner., , , , and . ASP-DAC, page 763-768. IEEE, (2009)Hardware Acceleration for Neuromorphic Vision Algorithms., , , , , , and . Signal Processing Systems, 70 (2): 163-175 (2013)A hardware architecture for accelerating neuromorphic vision algorithms., , , , and . SiPS, page 355-360. IEEE, (2011)