Author of the publication

Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures.

, , and . IEEE Trans. VLSI Syst., 27 (5): 1138-1147 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Challa, Karthikeya
add a person with the name Challa, Karthikeya
 

Other publications of authors with the same name