Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Watanabe, Yosinori
add a person with the name Watanabe, Yosinori
 

Other publications of authors with the same name

A BMC-based formulation for the scheduling problem of hardware systems., , , , , and . STTT, 7 (2): 102-117 (2005)State Minimization of Pseudo Non-Deterministic FSM's., and . EDAC-ETC-EUROASIC, page 184-191. IEEE Computer Society, (1994)Heuristic minimization of multiple-valued relations., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 12 (10): 1458-1472 (1993)Metropolis: An Integrated Electronic System Design Environment., , , , , and . IEEE Computer, 36 (4): 45-52 (2003)Logic of constraints: a quantitative performance and functional constraint formalism., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (8): 1243-1255 (2004)Simulation Trace Verification for Quantitative Constraints., , , and . Embedded Software for SoC, Kluwer / Springer, (2003)Case Studies of Model Checking for Embedded System Designs., , , and . ACSD, page 20-28. IEEE Computer Society, (2003)Functional Model Exploration for Multimedia Applications via Algebraic Operators., , , , and . ACSD, page 229-238. IEEE Computer Society, (2006)Schedulability Analysis of Petri Nets Based on Structural Properties., , , , and . ACSD, page 69-78. IEEE Computer Society, (2006)Hardware/Software Codesign Across Many Cadence Technologies., , and . Handbook of Hardware/Software Codesign, Springer, (2017)