PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Meloni, Paolo"

Author of the publication

copydeleteadd this publication to your clipboard
A Stream Buffer Mechanism for Pervasive Splitting Transformations on Polyhedral Process Networks.

, , , , and . MES, page 25-32. ACM, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Paolo Malgaretti University of Stuttgart

Paolo Carlo Danesini University of Stuttgart

 

Other publications of authors with the same name

ASAM: Automatic Architecture Synthesis and Application Mapping., , , , , , , , , and 3 other author(s). DSD, page 216-225. IEEE Computer Society, (2012)Reconfigurable coprocessors synthesis in the MPEG-RVC domain., , , , and . ReConFig, page 1-8. IEEE, (2015)Towards Self-Adaptive KPN Applications on NoC-Based MPSoCs., , , and . Adv. Software Engineering, (2012)Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks., , , , and . VLSI Design, (2012)A system-level approach to adaptivity and fault-tolerance in NoC-based MPSoCs: The MADNESS project., , , , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (6-7): 515-529 (2013)Welcome to the 2013 conference on design and architectures for signal and image processing (DASIP) in Cagliari, Italy., and . DASIP, page 8. IEEE, (2013)Exploring custom heterogeneous MPSoCs for real-time neural signal decoding., , , , and . DASIP, page 1-8. IEEE, (2015)Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips., , , , , , , and . VLSI-SoC, page 158-163. IEEE, (2006)A Custom MPSoC Architecture With Integrated Power Management for Real-Time Neural Signal Decoding., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 4 (2): 230-241 (2014)Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures., , and . ISPASS, page 194-202. IEEE Computer Society, (2010)