PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ryu, Kyungho"

Author of the publication

copydeleteadd this publication to your clipboard
A comparative study of STT-MTJ based non-volatile flip-flops.

, , , , and . ISCAS, page 109-112. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ryu, Kyungho
add a person with the name Ryu, Kyungho
 

Other publications of authors with the same name

A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interface., , and . IEEE Trans. Consumer Electronics, 56 (4): 2400-2405 (2010)A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)., , , and . IEEE Trans. VLSI Syst., 20 (1): 181-186 (2012)A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop., , , , , and . IEEE Trans. VLSI Syst., 20 (11): 2044-2053 (2012)ADDLL for Clock-Deskew Buffer in High-Performance SoCs., , , and . IEEE Trans. VLSI Syst., 21 (7): 1368-1373 (2013)High-performance low-power magnetic tunnel junction based non-volatile flip-flop., , , , , and . ISCAS, page 1953-1956. IEEE, (2014)All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression Scheme., , , and . IEEE Trans. VLSI Syst., 24 (3): 1015-1024 (2016)Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs., , , , and . IEEE Trans. VLSI Syst., 23 (3): 413-421 (2015)Process Variation Tolerant All-Digital 90° Phase Shift DLL for DDR3 Interface., , , , , , , and . IEEE Trans. on Circuits and Systems, 59-I (10): 2186-2196 (2012)A DLL based clock generator for low-power mobile SoCs., , and . IEEE Trans. Consumer Electronics, 56 (3): 1950-1956 (2010)High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator., , , , and . IEEE Trans. VLSI Syst., 24 (4): 1484-1492 (2016)