PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lai, Konrad"

Author of the publication

copydeleteadd this publication to your clipboard
Address-free memory access based on program syntax correlation of loads and stores.

, , , and . IEEE Trans. VLSI Syst., 11 (3): 314-324 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Konrad University of Stuttgart

Gernot Konrad University of Stuttgart

Konrad Langenbeck

Rafael Antonio Lainez Reyes University of Stuttgart

Robin Laidig University of Stuttgart

 

Other publications of authors with the same name

Scalable Load and Store Processing in Latency-Tolerant Processors., , , , and . IEEE Micro, 26 (1): 30-39 (2006)Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors., , , , , , , , and . ISCA, page 361-372. IEEE Computer Society, (2014)Symbolic Cache: Fast Memory Access Based on Program Syntax Correlation of Loads and Stores., , , and . ICCD, page 54-61. IEEE Computer Society, (2001)Performance evaluation of Intel® transactional synchronization extensions for high-performance computing., , , and . SC, page 19:1-19:11. ACM, (2013)Address-free memory access based on program syntax correlation of loads and stores., , , and . IEEE Trans. VLSI Syst., 11 (3): 314-324 (2003)Dynamic addressing memory arrays with physical locality., , , , and . MICRO, page 161-170. ACM/IEEE Computer Society, (2002)Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches., , and . ISCA, page 437. ACM, (1992)Prophet/Critic Hybrid Branch Prediction., , , , and . ISCA, page 250-263. IEEE Computer Society, (2004)A Minimal Dual-Core Speculative Multi-Threading Architecture., , , and . ICCD, page 360-367. IEEE Computer Society, (2004)Signature Buffer: Bridging Performance Gap between Registers and Caches., , and . HPCA, page 164-175. IEEE Computer Society, (2004)