PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Weis, Sebastian"

Author of the publication

copydeleteadd this publication to your clipboard
Impact of Message Based Fault Detectors on Applications Messages in a Network on Chip.

, , , , and . PDP, page 470-477. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

apl. Prof. Dr. Jürgen Weis University of Stuttgart

Daniel Weiskopf

Mathias Weiser University of Stuttgart

Florian Weiss

Franziska Weishaupt University of Stuttgart

 

Other publications of authors with the same name

Exploiting Intel TSX for fault-tolerant execution in safety-critical systems., , , and . DFT, page 197-202. IEEE Computer Society, (2014)Connectivity-Sensitive Algorithm for Task Placement on a Many-Core Considering Faulty Regions., , , and . PDP, page 417-422. IEEE Computer Society, (2011)Simulating the future kilo-x86-64 core processors and their infrastructure., , , , , , , , , and . SpringSim (ANSS), page 9. SCS/ACM, (2012)Towards Fault Detection Units as an Autonomous Fault Detection Approach for Future Many-Cores., , , and . ARCS Workshops, VDE-Verlag, (2011)Fault Localization in NoCs Exploiting Periodic Heartbeat Messages in a Many-Core Environment., , , , and . IPDPS Workshops, page 791-795. IEEE, (2013)Fault-Tolerant Coarse-Grained Data-Flow Execution.. University of Augsburg, Germany, (2016)Architectural Support for Fault Tolerance in a Teradevice Dataflow System., , , , , and . International Journal of Parallel Programming, 44 (2): 208-232 (2016)Fault Localization in NoCs by Timed Heartbeats., , , and . ARCS Workshops, volume P-200 of LNI, page 191-200. GI, (2012)POSTER: Fault-tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support., , , , and . PACT, page 421-422. ACM, (2016)Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support., , , , and . ARCS, volume 10172 of Lecture Notes in Computer Science, page 16-30. Springer, (2017)