Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/IEEEpact/HaasWUPW16
%A Haas, Florian
%A Weis, Sebastian
%A Ungerer, Theo
%A Pokam, Gilles
%A Wu, Youfeng
%B PACT
%D 2016
%E Zaks, Ayal
%E Mendelson, Bilha
%E Rauchwerger, Lawrence
%E mei W. Hwu, Wen
%I ACM
%K dblp
%P 421-422
%T POSTER: Fault-tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support.
%U http://dblp.uni-trier.de/db/conf/IEEEpact/pact2016.html#HaasWUPW16
%@ 978-1-4503-4121-9
@inproceedings{conf/IEEEpact/HaasWUPW16,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Haas, Florian and Weis, Sebastian and Ungerer, Theo and Pokam, Gilles and Wu, Youfeng},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2964691a735fba9001fb3495f25083217/dblp},
booktitle = {PACT},
crossref = {conf/IEEEpact/2016},
editor = {Zaks, Ayal and Mendelson, Bilha and Rauchwerger, Lawrence and mei W. Hwu, Wen},
ee = {http://ieeexplore.ieee.org/document/7756777/},
interhash = {7d09dfdecc6cb79de205acdb1ea4ccb2},
intrahash = {964691a735fba9001fb3495f25083217},
isbn = {978-1-4503-4121-9},
keywords = {dblp},
pages = {421-422},
publisher = {ACM},
timestamp = {2019-09-27T12:42:44.000+0200},
title = {POSTER: Fault-tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support.},
url = {http://dblp.uni-trier.de/db/conf/IEEEpact/pact2016.html#HaasWUPW16},
year = 2016
}