Author of the publication

Analysis of the Effect of LUT Size on FPGA Area and Delay Using Theoretical Derivations.

, , , and . ISQED, page 370-374. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of a low power GPS receiver in 0.18 µm CMOS technology with a SigmaDeltafractional-N synthesizer., , , , , , , , , and . Journal of Zhejiang University - Science C, 11 (6): 444-449 (2010)Cluster mesh: a topology for three-dimensional network-on-chip., , and . IEICE Electronic Express, 9 (15): 1254-1259 (2012)A bufferless optical network-on-chip router., , , , and . IEICE Electronic Express, 10 (21): 20130681 (2013)A multi-wavelength communication strategy for 2D-mesh Network-on-Chip., , , , and . IEICE Electronic Express, 9 (7): 706-711 (2012)A low-jitter pulsewidth control loop with high supply noise rejection., , , and . IEICE Electronic Express, 10 (18): 20130619 (2013)A Low Offset High Speed Comparator for Pipeline ADC., , , , , and . Journal of Circuits, Systems, and Computers, (2013)A 2.1-Channel Class-D Amplifier Exploited Coupling Virtual-Audio-Image to Enhance Stereo., , , and . IEEE Trans. on Circuits and Systems, 61-II (5): 324-328 (2014)ESLRAS: A Lightweight RFID Authentication Scheme with High Efficiency and Strong Security for Internet of Things., , , , , and . INCoS, page 323-328. IEEE, (2012)A Novel R-C Combination Based Pseudo-differential SAR A/D Converter in 90nm CMOS Process., , , , and . PACCS, page 289-292. IEEE Computer Society, (2009)An area-efficient and high speed multiplexer for battery monitor system., , and . IEICE Electronic Express, 13 (8): 20160120 (2016)