Autor der Publikation

On-chip communication architecture exploration for processor-pool-based MPSoC.

, , und . DATE, Seite 466-471. IEEE, (2009)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

apl. Prof. Dr. -Ing. Niels Hansen University of Stuttgart

Replication Data for: Biocatalytic stereocontrolled head-to-tail cyclizations of unbiased terpenes as a tool in chemoenzymatic synthesis, und . Dataset, (2024)Related to: Schneider, Andreas; Lystbæk, Thomas B.; Markthaler, Daniel; Hansen, Niels; Hauer, Bernhard (2024): Biocatalytic stereocontrolled head-to-tail cyclizations of unbiased terpenes as a tool in chemoenzymatic synthesis. In: Nature Communications, 15, 4925. doi: 10.1038/s41467-024-48993-9.
Replication Data for: Biocatalytic stereocontrolled head-to-tail cyclizations of unbiased terpenes as a tool in chemoenzymatic synthesis, und . Dataset, (2024)Related to: Schneider, Andreas; Lystbæk, Thomas B.; Markthaler, Daniel; Hansen, Niels; Hauer, Bernhard (2024): Biocatalytic stereocontrolled head-to-tail cyclizations of unbiased terpenes as a tool in chemoenzymatic synthesis. In: Nature Communications, 15, 4925. doi: 10.1038/s41467-024-48993-9.Biocatalytic stereocontrolled head-to-tail cyclizations of unbiased terpenes as a tool in chemoenzymatic synthesis, , , , und . Nature Communications, 15 (1): 4925 (10.06.2024)
 

Weitere Publikationen von Autoren mit dem selben Namen

Prolog to the Section on Hardware/Software Codesign.. Proceedings of the IEEE, 100 (Centennial-Issue): 1409-1410 (2012)Overcoming performance bottlenecks in using OpenMP on SMP clusters., , , und . Parallel Computing, 34 (10): 570-592 (2008)Quantitative Analysis on Caching Effect of I-Structure Data in Frame-Based Multithreaded Processing., , und . ICPP, Seite 122-127. IEEE Computer Society, (1997)An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems., , , , , und . RTSS, Seite 363-372. IEEE Computer Society, (2012)A Hardware Software Cosimulation Backplane with Automatic Interface Generation., und . ASP-DAC, Seite 177-182. IEEE, (1998)An efficient parallel motion estimation algorithm and X264 parallelization in CUDA., , und . DASIP, Seite 91-98. IEEE, (2011)Pipelined data parallel task mapping/scheduling technique for MPSoC., und . DATE, Seite 69-74. IEEE, (2009)Optimized Timed Hardware Software Cosimulation without Roll-back., und . DATE, Seite 945-946. IEEE Computer Society, (1998)An Application Framework for Loosely Coupled Networked Cyber-Physical Systems., , , und . EUC, Seite 144-153. IEEE Computer Society, (2010)Software synthesis for dynamic data flow graph., und . IEEE International Workshop on Rapid System Prototyping, Seite 72-79. IEEE Computer Society, (1997)