Author of the publication

Variational Circuit Simulator based on a Unified Methodology using Arithmetic over Taylor Polynomials.

, , , and . APCCAS, page 1635-1638. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Obstacle-avoiding rectilinear minimum-delay Steiner tree construction toward IP-block-based SOC design., , , and . IEEE Trans. on Circuits and Systems, 53-II (4): 309-313 (2006)Application of optical proximity correction technology., , , , and . Science in China Series F: Information Sciences, 51 (2): 213-224 (2008)Modeling and Analysis of Mesh Tree Hybrid Power/Ground Networks with Multiple Voltage Supply in Time Domain., , , and . J. Comput. Sci. Technol., 20 (2): 224-230 (2005)Priority-Based Routing Resource Assignment Considering Crosstalk., , , , and . J. Comput. Sci. Technol., 21 (6): 913-921 (2006)General Floorplans with L/T-Shaped Blocks Using Corner Block List., , , , and . J. Comput. Sci. Technol., 21 (6): 922-926 (2006)A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design., , , , and . Integration, 39 (4): 457-473 (2006)A Novel Tour Construction Heuristic for Traveling Salesman Problem Using LFF Principle., , , , and . JCIS, Atlantis Press, (2006)Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan., , , , , , and . ICCAD, page 8-12. IEEE Computer Society, (2000)Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction., , , and . ISVLSI, page 383-388. IEEE Computer Society, (2007)DFM-aware Routing for Yield Enhancement., , , and . APCCAS, page 1091-1094. IEEE, (2006)