Author of the publication

Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SoC D.

, , , , , , and . Asian Test Symposium, page 265-. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mukherjee, Nilanjan
add a person with the name Mukherjee, Nilanjan
 

Other publications of authors with the same name

High Performance Dense Ring Generators., , , and . IEEE Trans. Computers, 55 (1): 83-87 (2006)EDT Bandwidth Management in SoC Designs., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (12): 1894-1907 (2012)High Volume Diagnosis in Memory BIST Based on Compressed Failure Data., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (3): 441-453 (2010)Versatile BIST: an integrated approach to on-line/off-line BIST., and . ITC, page 910-917. IEEE Computer Society, (1998)Chasing subtle embedded RAM defects for nanometer technologies., , , and . ITC, page 9. IEEE Computer Society, (2005)Embedded deterministic test points for compact cell-aware tests., , , , , , , , , and . ITC, page 1-8. IEEE, (2015)Reduced ATE Interface for High Test Data Compression., , , , and . European Test Symposium, page 99-104. IEEE Computer Society, (2011)New test compression scheme based on low power BIST., , , , and . ETS, page 1-6. IEEE Computer Society, (2013)Embedded deterministic test., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (5): 776-792 (2004)Innovative practices session 11C: Advanced scan methodologies 3 presentations., and . VTS, page 1. IEEE Computer Society, (2015)