Author of the publication

An efficient synchronization technique for multiprocessor systems on-chip.

, , , and . SIGARCH Computer Architecture News, 34 (1): 33-40 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Acceleration of Streamed Tensor Contraction Expressions on GPGPU-Based Clusters., , , and . CLUSTER, page 207-216. IEEE Computer Society, (2010)Power/performance hardware optimization for synchronization intensive applications in MPSoCs., , , and . DATE, page 606-611. European Design and Automation Association, Leuven, Belgium, (2006)An efficient synchronization technique for multiprocessor systems on-chip., , , and . SIGARCH Computer Architecture News, 34 (1): 33-40 (2006)Efficient Synchronization for Embedded On-Chip Multiprocessors., , , and . IEEE Trans. VLSI Syst., 14 (10): 1049-1062 (2006)Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip, , , , and . CoRR, (2007)Toward a data scalable solution for facilitating discovery of scientific data resources., , , , , , , , , and . DISCS@SC, page 55-60. ACM, (2013)Power/Performance Trade-Offs of Small Batched LU Based Solvers on GPUs., , , and . Euro-Par, volume 8097 of Lecture Notes in Computer Science, page 813-825. Springer, (2013)Accelerating semantic graph databases on commodity clusters., , , , , , and . BigData, page 768-772. IEEE Computer Society, (2013)Prototyping hardware support for irregular applications., , , and . RAPIDO, page 4:1-4:8. ACM, (2013)Towards efficient execution of irregular applications: panel outline., , , and . IA3@SC, page 43-44. ACM, (2011)