PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Duato, José"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient Fault-Tolerant Routing Strategy for Tori and Meshes.

, , and . Scalable Computing: Practice and Experience, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jithin Jose University of Stuttgart

Basil Jose University of Stuttgart

Prof. Jose Luis Moro University of Stuttgart

Jose Juan Jeronimo Rendon University of Stuttgart

Jose Manuel Monterrosas Romero University of Stuttgart

 

Other publications of authors with the same name

A New Energy-Aware Dynamic Task Set Partitioning Algorithm for Soft and Hard Embedded Real-Time Systems., , , , and . Comput. J., 54 (8): 1282-1294 (2011)On the Design of Deadlock-Free Adaptive Multicast Routing Algorithms.. Parallel Processing Letters, (1993)High-Performance Routing in Networks of Workstations with Irregular Topology., and . IEEE Trans. Parallel Distrib. Syst., 11 (7): 699-719 (2000)A General Theory for Deadlock-Free Adaptive Routing Using a Mixed Set of Resources., and . IEEE Trans. Parallel Distrib. Syst., 12 (12): 1219-1235 (2001)On the Use of Virtual Channels in Networks of Workstations with Irregular Topology., and . IEEE Trans. Parallel Distrib. Syst., 11 (8): 813-828 (2000)Dynamic task set partitioning based on balancing resource requirements and utilization to reduce power consumption., , , , and . SAC, page 521-526. ACM, (2010)Is It Worth the Flexibility Provided by Irregular Topologies in Networks of Workstations?, and . CANPC, volume 1602 of Lecture Notes in Computer Science, page 47-61. Springer, (1999)On the Performance of Up*/Down* Routing., , , , , and . CANPC, volume 1797 of Lecture Notes in Computer Science, page 61-72. Springer, (2000)Exploiting subtrace-level parallelism in clustered processors., , , , and . PACT, page 555-556. ACM, (2010)Silicon-aware distributed switch architecture for on-chip networks., , , , and . Journal of Systems Architecture - Embedded Systems Design, 59 (7): 505-515 (2013)