Author of the publication

Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis.

, , , and . IEEE Trans. VLSI Syst., 15 (11): 1191-1204 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automated Energy/Performance Macromodeling of Embedded Software., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (3): 542-552 (2007)Use of Computation-Unit Integrated Memories in High-Level Synthesis., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 1969-1989 (2006)A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (11): 2035-2045 (2007)A framework for testing core-based systems-on-a-chip., , and . ICCAD, page 385-390. IEEE Computer Society, (1999)Controller Resynthesis for Testability Enhancement of RTL Controller/Data path Circuits., , , and . VLSI Design, page 193-198. IEEE Computer Society, (1998)Transient Power Management Through High Level Synthesis., , , and . ICCAD, page 545-552. IEEE Computer Society, (2001)Securing Wireless Data: System Architecture Challenges., , and . ISSS, page 195-200. ACM / IEEE Computer Society, (2002)Enhancing security through hardware-assisted run-time validation of program data properties., , , and . CODES+ISSS, page 190-195. ACM, (2005)Power-aware test: Challenges and solutions.. ITC, page 1-10. IEEE Computer Society, (2007)Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors., , , and . VLSI Design, page 551-556. IEEE Computer Society, (2005)