Author of the publication

A Compiler for Deep Neural Network Accelerators to Generate Optimized Code for a Wide Range of Data Parameters from a Hand-crafted Computation Kernel.

, , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Choi, Jungwook
add a person with the name Choi, Jungwook
 

Other publications of authors with the same name

Error resilient MRF message passing architecture for stereo matching., , , and . SiPS, page 348-353. IEEE, (2013)An FPGA implementation of speech recognition with weighted finite state transducers., , and . ICASSP, page 1602-1605. IEEE, (2010)Transmission Power Control with the Guaranteed Communication Reliability in WSN., , , , and . IJDSN, (2015)DeepTools: Compiler and Execution Runtime Extensions for RaPiD AI Accelerator., , , , , , , , , and 3 other author(s). IEEE Micro, 39 (5): 102-111 (2019)Supporting handover in an IEEE 802.11p-based wireless access system., and . Vehicular Ad Hoc Networks, page 75-80. ACM, (2010)Hardware and Software Co-optimization for the Initialization Failure of the ReRAM-based Cross-bar Array., , , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (4): 36:1-36:19 (2020)A Compiler for Deep Neural Network Accelerators to Generate Optimized Code for a Wide Range of Data Parameters from a Hand-crafted Computation Kernel., , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2019)A 7-nm Four-Core Mixed-Precision AI Chip With 26.2-TFLOPS Hybrid-FP8 Training, 104.9-TOPS INT4 Inference, and Workload-Aware Throttling., , , , , , , , , and 34 other author(s). IEEE J. Solid State Circuits, 57 (1): 182-197 (2022)Flexible and Expandable Speech Recognition Hardware with Weighted Finite State Transducers., , and . Signal Processing Systems, 66 (3): 235-244 (2012)Video-Rate Stereo Matching Using Markov Random Field TRW-S Inference on a Hybrid CPU+FPGA Computing Platform., and . IEEE Trans. Circuits Syst. Video Techn., 26 (2): 385-398 (2016)