Author of the publication

A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS.

, , and . J. Solid-State Circuits, 49 (5): 1081-1096 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Low Phase Noise Oscillator Principled on Transformer-Coupled Hard Limiting., , and . J. Solid-State Circuits, 49 (2): 373-383 (2014)A Low-Flicker-Noise 30-GHz Class-F23 Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path., , and . J. Solid-State Circuits, 53 (7): 1977-1987 (2018)Cryo-CMOS Circuits and Systems for Quantum Computing Applications., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 53 (1): 309-321 (2018)Digital RF processing: toward low-cost reconfigurable radios., , and . IEEE Communications Magazine, 43 (8): 105-113 (2005)Analysis and Design of a High-Order Discrete-Time Passive IIR Low-Pass Filter., , and . J. Solid-State Circuits, 49 (11): 2575-2587 (2014)A Class-F CMOS Oscillator., and . J. Solid-State Circuits, 48 (12): 3120-3133 (2013)Challenges in On-Chip Antenna Design and Integration With RF Receiver Front-End Circuitry in Nanoscale CMOS for 5G Communication Systems., , , , , , and . IEEE Access, (2019)Autonomous predistortion calibration of an RF power amplifier., and . ISCAS, page 205-208. IEEE, (2011)Design of ADPLL system for WiMAX applications in 40-nm CMOS., , , , , and . ICECS, page 73-76. IEEE, (2012)Time-Domain Modeling of a Phase-Domain All-Digital Phase-Locked Loop for RF Applications., , and . CICC, page 861-864. IEEE, (2007)