Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Manikandan, Palanichamy
add a person with the name Manikandan, Palanichamy
 

Other publications of authors with the same name

Quantum modeling and repairing digital systems., , , , and . EWDTS, page 1-6. IEEE Computer Society, (2013)Path-Delay Fault Testing in Embedded Content Addressable Memories., , and . DSD, page 519-524. IEEE Computer Society, (2010)Asynchronous Design Methodology for an Efficient Implementation of Low power ALU., , , , and . APCCAS, page 590-593. IEEE, (2006)An Enhanced Path Delay Fault Simulator for Combinational Circuits., , and . DSD, page 375-381. IEEE Computer Society, (2011)Hardware Trojan prevention using layout-level design approach., , , , , and . ECCTD, page 1-4. IEEE, (2015)Design of novel CAM core cell structures for an efficient implementation of low power BCAM system., , and . ACM Great Lakes Symposium on VLSI, page 57-62. ACM, (2009)A programmable BIST with macro and micro codes for embedded SRAMs., , , and . EWDTS, page 144-150. IEEE Computer Society, (2011)Experiments with ABIST test methodology applied to path delay fault testing., , and . EWDTS, page 59-63. IEEE Computer Society, (2010)Selective Algorithms for Built-In Self-Test and Self-Diagnosis in Embedded SRAMS., , , and . J. Low Power Electronics, 11 (4): 541-551 (2015)Hardware Trust through Layout Filling: A Hardware Trojan Prevention Technique., , , , , and . ISVLSI, page 254-259. IEEE Computer Society, (2016)