PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Navi, Keivan"

Author of the publication

copydeleteadd this publication to your clipboard
Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits.

, , , , and . VLSI Design, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Navi, Keivan
add a person with the name Navi, Keivan
 

Other publications of authors with the same name

A novel reversible design for double edge triggered flip-flops and new designs of reversible sequential circuits., , and . Comput. Syst. Sci. Eng., (2014)Design of quaternary 4-2 and 5-2 compressors for nanotechnology., , , , , and . Computers & Electrical Engineering, (2016)Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits., , , , and . VLSI Design, (2010)High-speed full adder based on minority function and bridge style for nanoscale., , , , , and . Integration, 44 (3): 155-162 (2011)Ternary Versus Binary Multiplication with Current-Mode CNTFET-Based K-Valued Converters., , and . ISMVL, page 17-22. IEEE Computer Society, (2016)A new approach for designing compressors with a new hardware-friendly mathematical method for multi-input XOR gates., , , and . IET Circuits, Devices & Systems, 11 (1): 46-57 (2017)Analytical Review of Noise Margin in MVL: Clarification of a Deceptive Matter., , and . CSSP, 38 (9): 4280-4301 (2019)A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits., , , , and . IET Computers & Digital Techniques, 7 (4): 167-181 (2013)Two new low-power Full Adders based on majority-not gates., , , , and . Microelectronics Journal, 40 (1): 126-130 (2009)Toward efficient implementation of basic balanced ternary arithmetic operations in CNFET technology., , , and . Microelectronics Journal, (2019)