Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Patnaik, Satwik
add a person with the name Patnaik, Satwik
 

Other publications of authors with the same name

Spin-Based Reconfigurable Logic for Power- and Area-Efficient Applications., , , , and . IEEE Design & Test, 36 (3): 22-30 (2019)Attacking Split Manufacturing from a Deep Learning Perspective., , , , , , , and . DAC, page 135. ACM, (2019)SMART: Secure Magnetoelectric AntifeRromagnet-Based Tamper-Proof Non-Volatile Memory., , , , and . CoRR, (2019)Protect Your Chip Design Intellectual Property: An Overview., , and . COINS, page 211-216. ACM, (2019)Power Side-Channel Attacks in Negative Capacitance Transistor, , , , , , , and . IEEE micro, 40 (6): 74-84 (2020)Concerted Wire Lifting: Enabling Secure and Cost-Effective Split Manufacturing., , , and . CoRR, (2018)Rethinking Split Manufacturing: An Information-Theoretic Approach with Secure Layout Techniques., , , , , and . CoRR, (2017)Toward Physically Unclonable Functions from Plasmonics-Enhanced Silicon Disc Resonators., , , , , and . CoRR, (2019)Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging., , , and . CoRR, (2017)Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs., , , and . ICCAD, page 8. ACM, (2018)