Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction., , and . ISSCC, page 270-271. IEEE, (2013)A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS., , , , and . ISSCC, page 388-389. IEEE, (2010)Power Optimization for Pipelined ADCs with Open-Loop Residue Amplifiers., , , and . ICECS, page 132-135. IEEE, (2006)A low power configurable bio-impedance spectroscopy (BIS) ASIC with simultaneous ECG and respiration recording functionality., , , , and . ESSCIRC, page 396-399. IEEE, (2015)A 430nW 64nV/vHz current-reuse telescopic amplifier for neural recording applications., , , , , , and . BioCAS, page 322-325. IEEE, (2013)A680 μW Burst-Chirp UWB Radar Transceiver for Vital Signs and Occupancy Sensing up to 15m Distance., , , , , , , , , and 3 other author(s). ISSCC, page 166-168. IEEE, (2019)A 0.6V 54DB SNR Analog Frontend with 0.18% THD for Low Power Sensory Applications in 65NM CMOS., , , and . VLSI Circuits, page 241-242. IEEE, (2018)A Hybrid Design Automation Tool for SAR ADCs in IoT., , , , , , , and . IEEE Trans. VLSI Syst., 26 (12): 2853-2862 (2018)26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme., , , , , and . ISSCC, page 1-3. IEEE, (2015)Digital post-correction of front-end track-and-hold circuits in ADCs., , , and . ISCAS, IEEE, (2006)