Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.

S. Tan, W. Lu, C. Peng, Z. Li, Y. Tao, and J. Chen. Frontiers of IT & EE, 16 (8): 700-706 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ke Peng University of Stuttgart

Ruoming Peng University of Stuttgart

Other publications of authors with the same name

Erratum: A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier IEICE Electronics Express Vol 12 (2015) No 5 pp 20150102.C. Peng, Y. Tao, W. Lu, Z. Li, X. Ji, J. Yan, and J. Chen. IEICE Electronic Express, 12 (7): 20158001 (2015)In-Memory Multibit Multiplication Based on Bitline Shifting.J. Zhang, Z. Lin, X. Wu, Z. Tong, C. Peng, W. Lu, Q. Zhao, H. Wu, and J. Chen. IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 354-358 (2022)Additive-calibration scheme for leakage compensation of low voltage SRAM.C. Peng, X. An, Z. Lin, X. Wu, and W. Hong. IEICE Electronic Express, 13 (18): 20160720 (2016)Human dynamics in mobile social networks: A study of inter-node relationships.Z. Lin, C. Peng, X. Wu, and X. Jiang. FSKD, page 806-810. IEEE, (2015)Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.S. Tan, W. Lu, C. Peng, Z. Li, Y. Tao, and J. Chen. Frontiers of IT & EE, 16 (8): 700-706 (2015)Variation-resilient pipelined timing tracking circuit for SRAM sense amplifier.Z. Li, C. Peng, W. Lu, L. Guan, Y. Tao, X. Ji, and J. Chen. IEICE Electronic Express, 13 (7): 20150951 (2016)Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application.C. Peng, J. Huang, C. Liu, Q. Zhao, S. Xiao, X. Wu, Z. Lin, J. Chen, and X. Zeng. IEEE Trans. VLSI Syst., 27 (2): 407-415 (2019)Read/write margin enhanced 10T SRAM for low voltage application.C. Peng, L. Guan, W. Lu, X. Wu, and X. Ji. IEICE Electronic Express, 13 (12): 20160382 (2016)Image-to-class distance ratio: A feature filtering metric for image classification.S. Tan, L. Liu, C. Peng, and L. Shao. Neurocomputing, (2015)Offset voltage suppressed sense amplifier with self-adaptive distribution transformation technique.C. Peng, L. Kong, X. Wu, Z. Lin, H. Xu, J. Chen, and X. Zeng. IEICE Electronic Express, 15 (10): 20180332 (2018)

PUMA

Disambiguation of "Peng, Chunyu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.

Please choose a person to relate this publication to

Ke Peng University of Stuttgart

Ruoming Peng University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Peng, Chunyu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.

Please choose a person to relate this publication to

Ke Peng University of Stuttgart

Ruoming Peng University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier.